

Programming Mixed Critical and Weakly Hard Real-Time Systems: It's about time

CASTOR Workshop on Dependable and Secure Systems December 9, 2020

David Broman

Associate Professor, KTH Royal Institute of Technology Associate Director Operations, Digital Futures

Acknowledgement Timed C Saranya Natarajan Mitra Nasri Björn B. Brandenburg Geoffrey Nelissen David Broman	(involved people) FlexPRET <u>Michael Zimmer</u> David Broman Chris Shaver Edward A. Lee

SPM Management

Yooseong Kim David Broman Jian Cai

Aviral Shrivastava

digital futures





Financially supported by the Swedish Foundation for Strategic Research.

With funding from:



Vetenskapsrådet (VR)

















Machine Learning





David

Broman

ΡΙ

Elias Castegren Postdoc



Mauricio Chimento Postdoc



Saranya Natarajan PhD Student



Daniel Lundén PhD Student

Viktor Palmkvist PhD Student





Linnea Ingmar PhD Student



Gizem Çaylak PhD Student



Oscar Eriksson PhD Student



Hummelgren

PhD

Student



Joey Öhman Student Engineer



Programming Mixed Critical and Weakly Hard Real-Time Systems: It's about time





Cyber-Physical and Real-Time Systems



Autonomous Vehicles



Smart Industrial Automation

System



<u>Physical system (the plant)</u>





Satellites



Container Automation



<u>Cyber system</u>: Computation (embedded) + Networking







Programming Model and Time

Timing is not part of the software semantics

Traditional Approach









Timing Dependent on the Hardware Platform



Timing is independent of the hardware platform (within certain constraints)





Programming with Time: Design Objectives and Challenges

Simplicity

Portability

Correctness

- **Concise** and Expressive
- Avoid a lot of **boilerplate code**

Timing portability

Satisfy **timing constraints**



MIniature STudent Satellite (MIST)









- 3U Cubesat (≤ 4 kg). lacksquare
- Sven Grahn (Project Leader) \bullet Christer Fuglesang (KTH Space Center)
- Built by students at KTH \bullet
- 7 scientific experiments on board
- On-board computer (OBC) coordinates \bullet experiments and communicates with the ground station on earth.





Motivation for Timing Portability

OBC flight software





Flight qualified OBC hardware (iOBC)







State of The Art

- \bullet
- Timed research frameworks (PTIDES and Giotto)
- \bullet
- Automation (PLC standard IEC 61131-3, e.g. structured text) \bullet
- Other specialized languages (Real-Time Euclide and PEARL)



Safety Critical Synchronous languages (Lustre, Esterel, Singal). SCADE commercial success. Modeling languages (Modelica, UML MARTE, Simulink, Ptolemy, Labview etc.) Formalisms for verification (Process algebras with time, Timed Automata etc.)





Simplicity and Correctness? (Arduino)

A naïve implementation of a periodic loop in Arduino. What is the problem with this approach?







Simplicity and Correctness? (POSIX C)

```
/*Code using POSIX API*/
 1:
 2:int waiting_for_signal;
 3:jmp_buf env;
 4:void timer_signal_handler(int sig, siginfo_t*
       extra, void* cruft) {
 5: if(waiting_for_signal == 1) {
       siglongjmp(env, 3);
 6:
 7:
    waiting_for_signal = 0;
 8:
 9: }
10:void main() {
    struct timespec start_time, interval_timespec;
11:
    long interval;
12:
13: char* unit;
14: int ret_jmp;
    struct itimerspec i;
15:
    struct sigaction sa;
16:
    struct sigevent timer_event;
17:
18: timer_t mytimer;
    convert_to_timespec(&interval_timespec, 3, "ms");
19:
    sa.sa_flags = SA_SIGINFO;
20:
   sa.sa_sigaction = timer_signal_handler;
21:
22:
    if(sigaction(SIGRTMIN, &sa, NULL) < 0){</pre>
      perror("sigaction");
23:
24:
       exit(0);
25:
26: timer_event.sigev_notify = SIGEV_SIGNAL;
27: timer_event.sigev_signo = SIGRTMIN;
   timer_event.sigev_value.sival_ptr=(void*)&
28:
         mvtimer;
```

Same, but with firm deadline

```
if (timer_create (CLOCK_REALTIME, &timer_
29:
         mytimer) < 0) {</pre>
       perror("timer_create");
30:
       exit(0);
31:
32:
    }
33:
    clock_gettime(CLOCK_REALTIME, &start_time);
34: add_timespec(&(i.it_value), start_time,
         interval_timespec);
35: i.it_interval.tv_sec = 0;
36: i.it_interval.tv_nsec = 0;
37: if (timer_settime (mytimer, TIMER_ABSTIME, &i,
         NULL) < 0 ) {
       perror("timer_setitimer");
38:
39:
       exit(0);
40:
41:
    while(1) {
42:
       ret_jmp = sigsetjmp(env, 1);
      waiting_for_signal = 1;
43:
       if(ret_jmp == 0) {
44:
45:
         sense(); //read from sensor
46:
       waiting_for_signal = 0;
47:
48:
       clock_nanosleep(CLOCK_REALTIME, TIMER_ABSTIME
           ,&i.it_value, NULL);
       add_timespec(&(i.it_value), i.it_value,
49:
           interval_timespec);
       i.it_interval.tv_sec = 0;
50:
       i.it_interval.tv_nsec = 0;
51:
52:
       timer_settime (mytimer, TIMER_ABSTIME, &i,
           NULL);
53: }
54:}
```







Timed C – A Timed Extension to C





As simple as Arduino



Simplicity

Portability

Source-tosource compiler. Different target RTOSs

Correctness

Timing verification (End-to-end tool chain)

Open Source https://github.com/timed-c/

Natarajan and Broman (RTAS 2018)







Firm delay revisited





Programming Mixed Critical and Weakly Hard Real-Time Systems: It's about time





Weakly Hard Real-time Systems



Weakly Hard Real-Time Deadlines



Firm Deadline

No utility if overrun, Abort execution at deadline



Deadlines must not be missed

Originally by Bernat, et al. (2001)

Idea: (m,k) - Sensitivity Analysis To find the strongest still-satisfied (m, k) constraint (or general weakly-hard constraint).





(m,k) Sensitivity Analysis





Modern Systems with Many Processor Platforms







Automotive

- Engine control
- Electric power control
- Radar system
- Navigation system
- Flight control
- etc...

- Airbag control
- Door control
- Power train control
- Speed control

Battery management. etc.. Over 80 ECUs in a high-end model (Albert and Jones, 2010)

Modern aircraft have many computer controlled systems

Environmental control system

Modern cars have many ECU (Electronic Control Units)

Electric power steering control





Programming Mixed Critical and Weakly Hard Real-Time Systems: It's about time





Mixed-Criticality Systems

Issues with too many processors

- High cost
- Space and weight
- Energy consumption

Required for Safety

- Spatial isolation between tasks
- Temporal isolation between tasks (necessary to meet deadlines)

Federated Approach

Each processor has its own task







Mixed-Criticality Systems

Issues with too many processors

- High cost
- Space and weight
- Energy consumption

Required for Safety

- Spatial isolation between tasks
- Temporal isolation between tasks (necessary to meet deadlines)

...but such safety requirements are only needed for highly critical tasks

Mixed-Criticality Challenge

Reconcile the conflicting requirements of:

Partitioning (for safety) \bullet

Sharing (for efficient resource usage) (Burns & Davis, 2013)

Federated Approach

Each processor has its own task

Consolidate into fewer processors





Hardware and Compiler Solutions





Agggr

WCET-Aware Scratchpad Memory (SPM) Management

Fine-grained Multithreaded Processor Platform (thread interleaved) implemented on an FPGA

Flexible schedule (1 to 8 active threads) and scheduling frequency (1, 1/2, 2/3, 1/4, 1/8 etc.)

Hard real-time threads (HRTT) with predictable

Thread-interleaved pipleine (no pipeline)

Scratchpad memory instead of cache



Zimmer, Broman, Shaver, and Lee (RTAS 2014)

Kim, Broman, Cai, and Shrivastava (RTAS 2014, TECS 2017)









Conclusions

Some key take away points:

- Timed C is an experimental research language, with the design goals of simplicity, portability, and correctness
- An (m,k)-sensitivity analysis is potentially a practical alternative to exact (sometimes impossible) timing analysis
- FlexPRET and Software Managed Scratchpad Memories are potential approaches to achieve better timing predictability

Saranya Natarajan and David Broman. Timed C: An Extension to the C **Programming Language for Real-Time Systems**. In the *Proceedings of* IEEE Real-Time and Embedded Technology and Applications Symposium (*RTAS 2018*), Porto, Portugal, IEEE, 2018. (Outstanding Paper Award)

Saranya Natarajan, Mitra Nasri, David Broman, Björn B. Brandenburg, and Geoffrey Nelissen. From Code to Weakly Hard Constraints: A Pragmatic **End-to-End Toolchain for Timed C**. In *Proceedings of the IEEE Real-Time* Systems Symposium (RTSS 2019), ACM, 2019.



Thanks for listening!

Michael Zimmer, David Broman, Chris Shaver, and Edward A. Lee. FlexPRET: A Processor Platform for Mixed-Criticality Systems. Proceedings of the 20th IEEE Real-Time and Embedded Technology and Application Symposium (RTAS 2014), Berlin, Germany, April 15-17, 2014.

Yooseong Kim, David Broman, Jian Cai, and Aviral Shrivastava. WCET-Aware Dynamic Code Management on Scratchpads for Software-Managed Multicores. Proceedings of the 20th IEEE Real-Time and Embedded Technology and Application Symposium (RTAS 2014), Berlin, Germany, April 15-17, 2014.

